What is claimed is:

 A processor for reading instructions from a memory according to a program counter, the memory storing instructions in one-byte units, and for executing the read instructions,

the program counter including a first program counter and a second program counter,

the first program counter indicating a storage position of a processing packet in the memory, the processing packet being composed of an integer number of the one-byte units,

the second program counter indicating a position of processing target instruction in the processing packet, the processing target instruction being an operation to be executed by the processor.

2. The processor of Claim 1, including a first program counter updating means and a second program counter updating means,

the second program counter updating means incrementing a value of the second program counter in accordance with an amount of instructions that were executed in a preceding cycle and sending any carry generated in an incrementing to the first program counter updating means and

the first program counter updating means adding the carry received from the second program counter updating

3. The processor of Claim 2, further including:

program counter relative value extracting means for extracting, when an instruction being executed includes a program counter relative value that is based on an address of a first instruction executed in a present cycle, the program counter relative value; and

relative value to the value of the first program counter and the value of the second program counter, and setting an addition result as the value of the first program counter and the value of the second program counter.

4. The processor of Claim 3,

wherein the calculating means includes a first calculating unit and a second calculating unit,

the second calculating unit adding the value of the second program counter and lower bits of the program counter relative value, setting a result of an addition as the value of the second program counter, and sending any carry generated in the addition to the first calculating unit,

the first calculating unit adding the value of the first program counter, upper bits of the program counter relative value, and any carry received from the second calculating unit, and setting a result of an addition as

the value of the first program counter.

5. The processor of Claim 3,

wherein the calculating means includes a first calculating unit and a second calculating unit,

the second calculating unit adding the value of the second program counter and lower bits of the program counter relative value without generating a carry, and setting a result of an addition as the value of the second program counter,

the first calculating unit adding the value of the first program counter and upper bits of the program counter relative value, and setting a result of an addition as the value of the first program counter.

6. The program counter of Claim 3,

wherein the calculating means adds the value of the first program counter and upper bits of the program counter relative value, sets a result of an addition as the value of the first program counter, and sets lower bits of the program counter relative value as the value of the second program counter.

7. The processor of Claim 3,

wherein the calculating means adds the program counter relative value and a value whose upper bits are the value of the first program counter and lower bits are the

^	(7	
Sub C		1
	(

3

4

9

10

11

12

13

14

1

2

3

5

6

- 5 value of the second program counter, and sets upper bits of
- 6 a result of an addition as the value of the first program
- 7 counter and lower bits of the result as the second program
- s counter.
 - 8. The prodessor of Claim 2, further including:

program counter relative value extracting means for extracting, when an executed instruction includes a program counter relative value that is based on an address of the executed instruction, the program counter relative value;

program counter amending means for amending the value of the first program counter and the value of the second program counter to indicate an address of the executed instruction; and

calculating means for adding the program counter relative value, the value of the first program counter, and the value of the second program counter, and setting a result of an addition as the value of the first program counter and the value of the second program counter.

9. The processor of Claim 2, further including:

program counter relative value calculating instruction decoding means for decoding a program counter relative value calculating instruction that performs an addition using a program counter relative value and one of

(a) a value of the program counter stored in a register, and

	, 323) 1 (223)	
	Ħ	
	₫	•
	T T	
N)	\	_
0	V,	/
X	\nearrow	
_	•	

	(-	7	
بلی			
	8	(b)	the value of the first program counter and the
	9		the second program counter;
	10		culating means for performing the addition
	11	indicated	the program counter relative value calculating
	12		on to generate an addition result; and
	13	pro	ogram counter value updating means for storing the
	14	addition	result in one of
	15		the tegister, and
	16	(b)	the farst program counter and the second program
	17	counter.	
razna pak napaga	ahla	~>	
eed eels) 10 I/		processor of Claim 1.
u	2		erein the first program counter indicates a memory
251	3		the memory andress being a storage position in the
	4	:	f a processing packet that is given by bit shifting
	5	Ţ.	e in the first program counter by log_2n bits in a
E A	. 6	leftward	direction, n being a length of a processing packet
	7	in bytes	
_			
70°CE	\rightarrow 1	•	processor of Claum 10, further including
$\mathcal{L}_{\mathbf{A}}$	^ 2	ลท์	instruction buffer for temporarily storing

5

8

instructions; and

instruction reading means for transferring instructions with a minimum transfer size of one one-byte unit from the memory to the instruction buffer, in accordance with available space in the instruction buffer but regardless of a size of a processing packet.

R

12. An instruction sequence optimizing apparatus, for generating optimized code from an instruction sequence, comprising:

address assigning means for estimating a size of each instruction in the instruction sequence and assigning an address to each instruction, upper bits of each address indicating a memory address at which a processing packet is stored and lower bits of each address indicating a processing target instruction in the processing packet;

label detecting means

- (1) for detecting a label, which should be resolved by an address of a specified instruction, from the instruction sequence, and obtaining the address of the specified instruction, and
- (2) for detecting a label which should be resolved by a difference in addresses of two specified instructions, from the instruction sequence, and obtaining the addresses of the two specified instructions;

program counter relative value calculating means for calculating, when a label which should be resolved by a difference in addresses of two specified instructions has been detected, a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions;

8

27	converting
28	(1) for converting an instruction that has a label
29	that should be resolved by an address of a
30	specified instruction into an instruction with a
31	size that is based on a size of the address of the
32	specified instruction,
33	(2) for converting an instruction that has a label
34	that should be resolved by a difference in
35	addresses of two specified instructions into an
36	instruction with a size that is based on a size of
37	the program counter relative value calculated from
38	the addresses of the two specified instructions;
39	and
40	optimized code generating means for generating
41	optimized code by converting addresses of instructions in
42	accordance with the sizes of instructions after conversion
43	by the converting means.
1	13. The instruction sequence optimizing apparatus of Claim
2	12,
3	wherein the program counter relative value
4	calculating means includes a lower bit subtracting unit and
5	an upper bit subtracting unit,
6	the lower bit subtracting unit subtracting lower bits
7	of the address of the one of the two specified instructions

from lower bits of the address of the other of the two

specified instructions, for setting a result of a

subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

14. The instruction sequence optimizing apparatus of Claim
12.

wherein the program counter relative value calculating means includes allower bit subtracting unit and an upper bit subtracting unit.

the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

1 15. The instruction sequence optimizing apparatus of Claim 2 12,

wherein the program counter relative value calculating means subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

16. An assembler that generates relocatable code from an instruction sequence, each address of an instruction in the instruction sequence having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the assembler comprising:

label detecting means for detecting a label in the instruction sequence that should be resolved by a difference in addresses between two specified instructions, and obtaining the addresses of the two specified instructions;

program counter relative value calculating means for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an

- address of another of the two specified instructions; and replacing means for replacing the label with the program counter relative value calculated by the program counter relative value calculating means.
- 1 17. The assembler of Claim 16,
 - wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit,

the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

- 1 18. The assembler of Claim 16,
- wherein the program counter relative value

 calculating means includes a lower bit subtracting unit and
 an upper bit subtracting unit,

the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions and for setting a result of a subtraction as upper bits of the program counter relative value.

19. The assembler of Claim

wherein the program counter relative value calculating means subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

- 20. A linker that generates object code by combining
- 2 relocatable code, each address of an instruction in the
- 3 relocatable code having upper bits that indicate a memory
- 4 address at which a processing packet is \stored and lower

bits that indicate a position of processing target 5 instruction that is included in the processing packet, 6 the linken comprising: relocation \information detecting means for detecting a label in the relocatable code that should be resolved by a difference in addresses between two specified 10 instructions, and obtaining the addresses of the two 11 specified instructions; 12 program counter\relative value calculating means for 13 calculating a program counter relative value by subtracting 14 an address of one of the two specified instructions from an 15 address of another of the two specified instructions; and 16 replacing means for replacing the label with the 17 program counter relative value calculated by the program 18 counter relative value calculating means. 19 21. The linker of Claim 20, 1 wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions 6 7 from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction 10

to the upper bit subtracting unit, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

22. The linker of Claim 20,

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit,

the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

23. The linker of Claim 20,

wherein the program counter relative value calculating means subtracts upper bits of an address of one

- of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program
- 7 counter relative value, and sets lower bits of the other of
- 8 the two specified instructions as lower bits of the program
- 9 counter relative\value.
- 1 24. A disassembler that receives an indication of an
- 2 address of an instruction in object code and outputs an
- 3 assembler name of the instruction at the indicated address,
- 4 each address of an instruction in the object code having
- 5 upper bits that indicate a memory address at which a
- 6 processing packet is stored and lower bits that indicate a
- 7 position of processing target instruction that is included
- 8 in the processing packet \(\) \(\)
 - the disassembler comprising:
- program counter relative value extracting means for extracting, when the indicated instruction includes a program counter relative value, the program counter
- 13 relative value from the indicated instruction;
- label addressing calculating means for adding an
- address of the indicated instruction to the extracted
- 16 program counter relative value and setting an addition
- 17 result as a label address;
- 19 to each label address; and
- searching means for searching the storing means for a

6

7

8

10

11

12

13

14

15

1

2

- label name that corresponds to the calculated label address and outputting the corresponding label name.
- 1 25. The disassembler of Claim 24,
- wherein the label address calculating means includes
 a lower bit calculating unit and an upper bit calculating
 unit.

the lower bit calculating unit for adding lower bits of the address of the indicated instruction and lower bits of the program counter relative value, setting a result of an addition as lower bits of a label address, and sending any carry generated by the addition to the upper bit calculating unit, and

the upper bit calculating unit adding upper bits of the address of the indicated instruction, upper bits of the program counter relative value, and any carry received from the lower bit calculating unit, and setting a result of the an addition as upper bits of the label address.

- 26. The disassembler of Claim 24,
- wherein the label address calculating means includes a lower bit calculating unit and an upper bit calculating unit,
- the lower bit calculating unit adding lower bits of
 the address of the indicated instruction and lower bits of
 the program counter relative value without generating a
 carry, and setting a result of an addition as lower bits of
 - carry, and secting a result of an addition as lower

9 a label address, and

the upper bit calculating unit adding upper bits of
the address of the indicated instruction and upper bits of
the program counter relative value, and setting a result of
an addition as upper bits of the label address.

27. The disassembler of Claim 24, wherein

the label address calculating means adds upper bits of the address of the indicated instruction and upper bits of the program counter relative value, sets a result of an addition as upper bits of the label address, and sets lower bits of the program counter relative value as lower bits of the label address.

28. A debugger that receives an indication of an address of an instruction in object code and replaces the instruction at the indicated address with a replacement instruction, each address of an instruction in the object code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the debugger comprising:

processing packet reading means for reading a processing packet that is indicated by upper bits of the indicated address from the memory and writing the processing packet into an instruction buffer;

instruction writing means for writing the replacement instruction into the processing packet in the instruction buffer over an instruction that is indicated by the lower bits of the indicated address; and

processing packet writing means for writing the processing packet in the instruction buffer back into the memory after the replacement instruction has been written.

29. A compiler that generates an instruction sequence from source code,

the compiler generating a program counter relative value calculating instruction that is executed by a processor, the program counter relative value calculating instruction being an instruction that performs a calculation using a first value and a program counter relative value and uses a result of the calculation to update the first value, the first value being one of

- (a) a value of a program counter stored in a register, and
- (b) the value stored in a program counter of the processor,

wherein upper bits of the first value indicate a memory address at which a processing packet is stored, and lower bits of the first value of the program counter indicate a processing target instruction that is included in the processing packet.

1 30. The compiler of Claim 29,

wherein the processor includes a lower bit calculating unit and an upper bit calculating unit,

the program counter relative value calculating instruction having the lower bit calculating unit perform a lower bit calculation and the upper bit calculating unit perform an upper bit calculation.

the lower bit calculation being an addition using lower bits of the first value and lower bits of the value of the program counter relative value, where a result of the lower bit calculation is set as the lower bits of the first value and any generated carry is sent to the upper bit calculating unit, and

the upper bit calculation being an addition using upper bits of the first value upper bits of the value of the program counter relative value and any carry received from the lower bit calculating unit, where a result of the upper bit calculation is set as the upper bits of the first value.

31. The compiler of Claim 29,

wherein the processor includes a lower bit calculating unit and an upper bit calculating unit,

the program counter relative value calculating instruction having the lower bit calculating unit perform a lower bit calculation and the upper bit calculating unit perform an upper bit calculation.

the lower bit calculation being an addition using lower bits of the first value and lower bits of the value of the program counter relative value that does not generate a carry, where a result of the lower bit calculation is set as the lower bits of the first value, and

the upper bit calculation being a calculation using upper bits of the first value and upper bits of the value of the program counter relative value, where a result of the upper bit calculation is set as the upper bits of the first value.

32. The compiler of Claim 29,

wherein the processor includes an upper bit calculating unit,

the program counter felative value calculating instruction having the upper bit calculating unit perform an upper bit calculation and setting lower bits of the program counter relative value as lower bits of the first value, and

the upper bit calculation being an addition using upper bits of the first value and upper bits of the value of the program counter relative value, where a result of the upper bit calculation is set as the upper bits of the first value.

33. A computer-readable recording medium storing an

instruction sequence optimizing program that generates optimized code from an instruction sequence, the instruction sequence optimizing program including:

an address assigning step for estimating a size of each instruction in the instruction sequence and assigning an address to each instruction, upper bits of each address indicating a memory address at which a processing packet is stored and lower bits of each address indicating a processing target instruction in the processing packet;

- a label detecting step (1) for detecting a label, which should be resolved by an address of a specified instruction, from the instruction sequence, and obtaining the address of the specified instruction, and
 - (2) for detecting a label, which should be resolved by a difference in addresses of two specified instructions, from the instruction sequence, and obtaining the addresses of the two specified instructions;
- a program counter relative value calculating step for calculating, when a label which should be resolved by a difference in addresses of two specified instructions has been detected, a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions;
 - a converting step
 - (1) for converting an instruction that has a label

29	that should be resolved by an address of a specified
30	instruction into an instruction with a size that is based
31	on a size of the address of the specified instruction,
32	(2) for converting an instruction that has a label
33	that should be resolved by a difference in
34	addresses of two specified instructions into an
35	instruction with a size that is based on a size of
36	the program counter relative value calculated from
37	the addresses of the two specified instructions;
38	and
39	an optimized code generating step for generating
40	optimized code by converting addresses of instructions in
41	accordance with the sizes of instructions after conversion
42	in the converting step.
1	34. The computer-readable recording medium of Claim 33,
2	wherein the program counted relative value
3	calculating step includes a lower bit subtracting substep
4	and an upper bit subtracting substep,
5	the lower bit subtracting substep subtracting lower
6	bits of the address of the one of the two specified
7	instructions from lower bits of the address of the other of
8	the two specified instructions, for setting a result of a
9	subtraction as lower bits of the program counter relative

the upper bit subtracting substep subtracting upper

value, and sending any carry generated to the subtraction

to the upper bit subtracting substep, and

10

11

12

13

14

15

16

18

- bits of the address of one of the two specified 13 instructions and any carry received from the lower bit 14 subtracting substep from upper bits of the address of the 15 other of the two/specified instructions, and for setting a 16 result of a subtraction as upper bits of the program 17 counter relative value.
 - 35. The computer-readable recording medium of Claim 33, 1 wherein the proof am counter relative value 2 calculating step includes a lower bit subtracting substep and an upper bit subtracting substep,

the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value and

the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

- 36. The computer-readable recording medium of Claim 33, 1
- wherein the program counter relative value 2 calculating step subtracts upper bits of an address of one 3

- of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program
- 9 counter relative value.
- 37. A computer-readable recording medium storing an
 assembler program that generates relocatable code from
 optimized code that have been generated from an instruction
 sequence, each address of an instruction in the optimized
 code having upper bits that indicate a memory address at
 which a processing packet is stored and lower bits that
 indicate a position of processing target instruction that
 is included in the processing packet,

the assembler program comprising:

- a label detecting step for detecting a label in the instruction sequence that should be resolved by a difference in addresses between two specified instructions, and obtaining the addresses of the two specified instructions;
- a program counter relative value calculating step for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; and
- a replacing step for replacing the label with the program counter relative value calculated by the program

- 21 counter relative value calculating step.
- 1 38. The computer-readable recording medium of Claim 37,
- 2 wherein the program counter relative value
- 3 calculating step includes a lower bit subtracting substep
- 4 and an upper bit subtracting substep,
- 5 the lower bit subtracting substep subtracting lower
- bits of the address of the one of the two specified
- 7 instructions from lower bits of the address of the other of
- 8 the two specified instructions, for setting a result of a
- 9 subtraction as lower bits of the program counter relative
- value, and sending any carry generated in the subtraction
- 11 to the upper bit subtracting substep, and
- the upper bit subtracting substep subtracting upper
- 13 bits of the address of one of the two specified
- instructions and any carry received from the lower bit
- subtracting substep from upper bits of the address of the
- other of the two specified instauctions, and for setting a
- 17 result of a subtraction as upper bits of the program
- 18 counter relative value.
- 1 39. The computer-readable recording medium of Claim 37,
- wherein the program counter relative value
- 3 calculating step includes a lower bit\subtracting substep
- 4 and an upper bit subtracting substep,
- 5 the lower bit subtracting substep \subtracting lower
- 6 bits of the address of one of the two specified

12

13

14

15

16

1

2

7

9

instructions from lower bits of the address of the other of
the two specified instructions without generating a carry
and setting a result of a subtraction as lower bits of the
program counter relative value, and

the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

40. The computer-readable recording medium of Claim 37,

wherein the program counter relative value calculating step subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

- 1 41. A computer-readable recording medium storing a linker
- 2 program that generates object code from relocatable code
- 3 that has been generated from an instruction sequence, each
- address of an instruction in the optimized code having
- 5 upper bits that indicate a memory address at which a
- 6 processing packet is stored and lower bits that indicate a

7	position of processing target instruction that is included
8	in the processing packet,
9	the linker program comprising:
10	a relocation information detecting step for detecting
11	a label in the relocatable code that should be resolved by
12	a difference in addresses between two specified
13	instructions, and obtaining the addresses of the two
14	specified instructions;
15	a program counter relative value calculating step for
16	calculating a program counter relative value by subtracting
17	an address of one of the two specified instructions from an
18	address of another of the two specified instructions; and
19	a replacing step for replacing the label with the
20	program counter relative value calculated by the program
21	counter relative value value value step.
1	42. The computer-readable recording medium of Claim 41,
2	wherein the program/counter relative value
3	calculating step includes a lower bit subtracting substep
4	and an upper bit subtracting substep,
5	the lower bit subtracting substep subtracting lower
6	bits of the address of the one of the two specified
7	instructions from lower bits of the address of the other of
8	the two specified instructions, for setting a result of a
9	subtraction as lower bits of the program counter relative
10	value, and sending any carry generated in the subtraction

to the upper bit subtracting substep, and

12	the upper bit subtracting substep subtracting upper
13	bits of the address of one of the two specified
14	instructions and any carry received from the lower bit
15	subtracting substep from upper bits of the address of the
16	other of the two specified instructions, and for setting a
17	result of a subtraction as upper bits of the program
:=	counter bolotive walks

43. The computer-readable recording medium of Claim 41,
wherein the program counter relative value
calculating step includes a lower bit subtracting substep
and an upper bit subtracting substep,

the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value and

the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

44. The computer-readable recording medium of Claim 41, wherein the program counter relative value

calculating step subtracts upper bits of an address of one
of the two specified instructions from upper bits of an
address of the other of the two specified instructions,
sets a result of a subtraction as upper bits of the program
counter relative value, and sets lower bits of the other of
the two specified instructions as lower bits of the program
counter relative value.

45. A computer-readable recording medium storing a compiler program that generates an instruction sequence from source code,

the compiler program generating a program counter relative value calculating instruction that is executed by a processor, the program counter relative value calculating instruction being an instruction that performs a calculation using a first value and a program counter relative value and uses a result of the calculation to update the first value, the first value being one of

- (a) a value of a program counter stored in a register, and
- (b) the value stored in a program counter of the processor,

wherein upper bits of the first value indicate a memory address at which a processing packet is stored, and lower bits of the first value of the program counter indicate a processing target instruction that is included in the processing packet.

e

46. The computer-readable recording medium of Claim 45,
wherein the processor includes a lower bit
calculating unit and an upper bit calculating unit,
the program counter relative value calculating
instruction having the lower bit calculating unit perform a
lower bit calculation and the upper bit calculating unit

perform an upper bit calculation,

the lower bit calculation being an addition using lower bits of the first value and lower bits of the value of the program counter relative value, where a result of the lower bit calculation is set as the lower bits of the first value and any generated carry is sent to the upper bit calculating unit, and

the upper bit calculation being an addition using upper bits of the first value, upper bits of the value of the program counter relative value and any carry received from the lower bit calculating unit, where a result of the upper bit calculation is set as the upper bits of the first value.

47. The computer-readable recording medium of Claim 45,

wherein the processor includes a lower bit

calculating unit and an upper bit calculating unit,

the program counter relative value calculating instruction having the lower bit calculating unit perform a lower bit calculation and the upper bit calculating unit

7 perform an upper bit calculation,

the lower but calculation being an addition using lower bits of the first value and lower bits of the value of the program counter relative value that does not generate a carry, where a result of the lower bit calculation is set as the lower bits of the first value, and

the upper bit calculation being a calculation using upper bits of the first value and upper bits of the value of the program counter relative value, where a result of the upper bit calculation is set as the upper bits of the first value.

48. The computer-readable recording medium of Claim 45,

wherein the processor includes an upper bit calculating unit,

the program counter relative value calculating instruction having the upper bit calculating unit perform an upper bit calculation and setting lower bits of the program counter relative value as lower bits of the first value, and

the upper bit calculation being an addition using upper bits of the first value and upper bits of the value of the program counter relative value, where a result of the upper bit calculation is set as the upper bits of the first value.

